## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89120/120A Series

## MB89121/P131/123A/P133A/125A/P135A/PV130A

## ■ OUTLINE

The MB89120 series is a line of single-chip microcontrollers containing a compact instruction set and a great variety of peripheral functions such as a timer, serial interface, and external interrupt. The MB89120A series is an extended variant of the MB89120, with a remote control transmission function and wake-up interrupt channels.

## ■ FEATURES

- $F^{2}$ MC-8L family CPU core
- Low-voltage operation
- Low current consumption (allowing for dual clock)
- Minimum execution time: $0.95 \mu \mathrm{~s}$ at 4.2 MHz
- 21-bit timebase counter
- I/O ports: Max. 36 ports
- External interrupts: 3 channels
- External interrupts (wake-up function): 8 channels (only in the MB89120A series)
- 8 -bit serial I/O: 1 channel
- 8-/16-bit timer/counter: 1 channel
- Built-in remote-control transmitting frequency generator (only in the MB89120A series)
- Low-power consumption modes (stop mode, sleep mode, watch mode)
- Package: QFP-48
- CMOS technology


## PACKAGE


(FPT-48P-M13)

PRODUCT LINEUP

| Part number <br> Item | MB89121 | MB89123A | MB89125A | MB89P133A | MB89P131 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Classification | Mass-produced products (Mask ROM products) |  |  | One-time products |  |
| ROM size | $\quad 4 \mathrm{~K} \times 8$ bits (internal mask ROM) | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal mask ROM) | $8 \mathrm{~K} \times 8 \text { bits }$ (Internal PROM to be programmed with a generalpurpose EPROM programmer) | $4 \mathrm{~K} \times 8$ bits (Internal PROM to be programmed with a generalpurpose EPROM programmer) |
| RAM size | $128 \times 8$ bits | $256 \times 8$ bits |  |  | $128 \times 8$ bits |
| CPU functions | The number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.95 \mu \mathrm{~s}$ at 4.2 MHz <br> Minimum interrupt processing time: $8.57 \mu \mathrm{~s}$ at 4.2 MHz |  |  |  |  |
| Ports | Output ports (N-ch open-drain): 4 (All also serves as peripherals.) <br> Output ports (CMOS): 8 <br> I/O ports (CMOS): 24 (8 ports also serve as peripherals.) <br> Total: 36 |  |  |  |  |
| 8/16-bit timer/counter | 8 -bit timer/counter $\times 2$ channels or 16 -bit event counter $\times 1$ channel |  |  |  |  |
| 8-bit serial I/O | 8 bitsLSB/MSB first selectable |  |  |  |  |
| External interrupt 1 | 3 Independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge/both edges selectable Also for wake-up from stop/sleep mode (edge detection is also permitted in stop mode) |  |  |  |  |
| External interrupt 2 (wake-up function) | - | 8 channels (only for level detection) |  |  | - |
| Remote control transmitting grequency generator | - | 1 channel (pulse width and frequency selectable by program) |  |  | - |
| Standby mode | Sleep mode, stop mode, watch mode |  |  |  |  |
| Process | CMOS |  |  |  |  |
| Operating voltage* | 2.2 V to 4.0 V (with the dual clock option) 2.2 V to 6.0 V (with the single clock option) |  |  | 2.7 V to 6.0 V |  |
| EPROM for use | - | - | - | - | - |

[^0](Continued)

| Part number Item | MB89P135A | MB89PV130A |
| :---: | :---: | :---: |
| Classification | One-time PROM products | Piggyback/evaluation product |
| ROM size | $16 \mathrm{~K} \times 8$ bits (internal PROM, to be programmed with general-purpose EPROM programmer) | $\begin{gathered} 32 \mathrm{~K} \times 8 \text { bits } \\ \text { (external ROM) } \end{gathered}$ |
| RAM size | $512 \times 8$ bits | $1 \mathrm{~K} \times 8$ bits |
| CPU functions | The number of instructions: Instruction bit length: Instruction length: Data bit length: <br> Minimum execution time: Minimum interrupt processing time: | $\begin{aligned} & 136 \\ & 8 \text { bits } \\ & 1 \text { to } 3 \text { bytes } \\ & 1,8,16 \text { bits } \\ & 0.95 \mu \mathrm{~s} / 4.2 \mathrm{MHz} \\ & 8.57 \mu \mathrm{~s} / 4.2 \mathrm{MHz} \end{aligned}$ |
| Ports | Output ports (N-ch open-drain ports): Output ports (CMOS): I/O ports (CMOS): <br> Total: | 4 (All also serve as peripherals.) <br> 8 <br> 24 (8 ports also serve as peripherals. For MB89130A, 16 ports also serve as.) 36 |
| 8/16-bit timer/ counter | 8 -bit timer/counter $\times 2$ channels or 16-bit event counter $\times 1$ channel |  |
| 8-bit serial I/O | 8 bits LSB/MSB first selectable |  |
| External interrupt 1 | 3 independent channels (edge selection, interrupt vector, source flag) Rising/falling/both edges selectable <br> Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.) |  |
| External interrupt 2 (wake-up function) | 8 channels (only for level detection) |  |
| Remote control transmitting frequency generator | 1 channel (Pulse width and cycle selectable by program) |  |
| Standby mode | Sleep mode, stop mode, and clock mode |  |
| Process | CMOS |  |
| Operating voltage* | 2.7 V to 6.0 V | 2.7 V to 6.0 V |
| EPROM for use | - | MBM27C256A-20TVM |

[^1]
## PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89121 | MB89123A | MB89125A | MB89P133A | MB89P131 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FPT-48P-M13 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\circ$ | $\circ$ |
| MQP-48C-P01 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |


| Package | MB89P135A | MB89PV130A |
| :--- | :---: | :---: |
| FPT-48P-M13 | $\bigcirc$ | $\times$ |
| MQP-48C-P01 | $\times$ | $\bigcirc$ |

: Available, $\times$ : Not available

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the one-time ROM product, verify its difference from the product that will actually be used. Take particular care on the following points:

- The number of register banks available is different between the MB89121 and the MB89123A/125A/P135A/ PV130A.
- The stack area, etc., is set at the upper limit of the RAM.


## 2. Current Consumption

- When operated at low speed, a product with an OTPROM (EPROM) will consume more current than a product with a mask ROM. However, the same is current consumption in the sleep/stop mode is the same. (For more information, see "■ Electrical Characteristics.")
- In the case of the MB89PV130A, added is the current consumed by the EPROM which is connected to the top socket.


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary with product.
Before using options, check "■ Mask Options."
Take particular care on the following point:

- P40 to P43 must be set for no pull-up resistor optional when an A/D converter is used.
- Options are fixed on the MB89PV130A.

Note: Package details of OTPROM products and piggyback/evaluation products are common to those of MB89130/ 130A series. Refer to the MB89130/130A series data sheet for details.

## PIN ASSIGNMENT


(FPT-48P-M13)

Note: Parenthesized function is available only for the MB89120A series.

## PIN DESCRIPTION

| Pin no. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 5 | X0 | A | Main clock crystal oscillator pins (max. 4.2 MHz) |
| 6 | X1 |  |  |
| 8 | XOA | B | Subclock crystal oscillator pins (for 32.768 kHz ) |
| 9 | X1A |  |  |
| 3 | MOD0 | C | Operation mode select pins Connect these pins directly to Vss. |
| 4 | MOD1 |  |  |
| 2 | RST | D | Reset I/O pin <br> This port is of N -ch open-drain output type with pull-up resistor and a hysteresis input type. The internal circuit is initialized by the input of "L". "L" is output from this pin by an internal reset source as optional setting. |
| 27 to 34 | $\begin{aligned} & \text { P07/(INT27) to } \\ & \text { P00/(INT20) } \end{aligned}$ | I | General-purpose I/O ports On the MB89120A series, these pins also serve as external interrupt input. External interrupt input is hysteresis input. |
| 18, 20 to 26 | P17 to P10 | E | General-purpose I/O ports |
| 10 to 17 | P27 to P20 | G | General-purpose output-only ports |
| 42 | P30/SCK | F | General-purpose I/O port <br> Also serves as clock I/O for the 8-bit serial I/O interface. <br> This port is of hysteresis input type. |
| 41 | P31/SO | F | General-purpose I/O port <br> Also serves as a serial I/O data output. This port is of hysteresis input type. |
| 40 | P32/SI | F | General-purpose I/O port <br> Also serves as a serial I/O data input. This port is of hysteresis input type. |
| 39 | P33/EC/SCO | F | General-purpose I/O port Also serves as the external clock input for the 8-bit timer/counter. This port is of hysteresis input type. System clock output is optional. |
| 38 | P34/TO/INT0 | F | General-purpose I/O port Also serves as the overflow output and external interrupt input for the 8 -bit timer/counter. This port is of hysteresis input type. |
| $\begin{aligned} & 36, \\ & 37 \end{aligned}$ | P36/INT2, P35/INT1 | F | General-purpose I/O ports <br> Also serve as an external interrupt input. These ports are of hysteresis input type. |
| 35 | P37/BZ/(RCO) | F | General-purpose I/O port Also serves as a buzzer output. This port is of hysteresis input type. On the MB89120A series, the pin also serves as a remote control output. |

(Continued)

| Pin no. | Pin name | Circuit type | Function |
| :---: | :--- | :---: | :--- |
| 45 to 48 | P43 to P40 | H | N-ch open-drain output ports |
| 7 | Vcc | - | Power supply pin |
| 19 | Vss | - | Power supply (GND) pin |
| 1 | AVcc | - | Power supply (GND) pin <br> Use this pin at the same voltage as Vcc. |
| 44 | AVR | - | Reference voltage input pin |
| 43 | AVss | - | Power supply (GND) pin <br> Use this pin at the same voltage as Vss. |

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Crystal and ceramic oscillation type (main clock) <br> - Cricuit for the MB89P133A/P131/P135A/PV130A <br> - External clock input select versions of MB89121/ 123A/125A <br> At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5 \mathrm{~V}$ |
|  |  | - Crystal and ceramic oscillation type (main clock) <br> - Crystal or ceramic oscillator select versions of MB89121/123A/125A At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5 \mathrm{~V}$ |
| B |  | - Crystal and ceramic oscillation type (subclock) Circuit for the MB89121/123A/125A At an oscillation feedback resistor of approximately 4.5 $\mathrm{M} \Omega / 5 \mathrm{~V}$ |
|  |  | - Crystal and ceramic oscillation type (subclock) Circuit for the MB89P131/P133A/P135A/PV130A At an oscillation feedback resistor of approximately 4.5 $\mathrm{M} \Omega / 5 \mathrm{~V}$ |
| C |  |  |
| D |  | - Output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5 \mathrm{~V}$ <br> - Hysteresis input |

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| E |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor optional |
| F |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |
| G |  | - CMOS output |
| H |  | - N-ch open-drain output <br> - Pull-up resistor optional |
| 1 | Only for the MB89120A series | - CMOS output <br> - CMOS input <br> - The interrupt input is a hysteresis input (available only on the MB89120A series). <br> - Pull-up resistor optional |

## MB89120/120A Series

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high- voltage pins, or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly, and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply ( AV cc and AVR ) and analog input from exceeding the digital power supply ( $\mathrm{V}_{\mathrm{cc}}$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $\mathrm{AV} \mathrm{Vc}=\mathrm{DAVC}=\mathrm{V} \mathrm{cc}$ and $\mathrm{AV} \mathrm{Ss}=\mathrm{AVR}=\mathrm{V}_{\mathrm{ss}}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use .

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of $\mathrm{V}_{\mathrm{cc}}$ power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and release from stop mode.

## PROGRAMMING TO THE EPROM ON THE MB89P131

The MB89P131 is a one-time PROM version of the MB89121.

## 1. Features

- 4-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in EPROM mode is diagrammed below:
Address

## 3. Programming to the EPROM

In EPROM mode the MB89P131 functions equivalent to the MBM27C256A. This allows the EPROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter. Note, however, that the electronic signature mode cannot be used.

- Programming procedure
(1) Set the EPROM programmer to MBM27C256A.
(2) Load program data into the EPROM programmer at $7000_{\text {н }}$ to 7 FFFH $_{H}$ (note that addresses $\mathrm{FOOOH}_{\mathrm{H}}$ to FFFF H while operating as a single chip correspond to 7000н to 7FFFн in EPROM mode).
(3) Program with the EPROM programmer.


## PROGRAMMING TO THE EPROM ON THE MB89P133A

The MB89P133A is a one-time PROM version of the MP89123A.

## 1. Features

- 8-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in EPROM mode is diagrammed below:


## 3. Programming to the EPROM

In EPROM mode the MB89P133A functions equivalent to the MBM27C256A, This allows the EPROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter. Note, however, that the MB89P133A cannot use the electronic signature mode.

- Programming procedure
(1) Set the EPROM programmer to MBM27C256A.
(2) Load program data into the EPROM programmer at 6000 н to $7 \mathrm{FFF}_{\mathrm{H}}$ (note that addresses $\mathrm{E000}$ н to FFFF н while operating as a single chip correspond to 6000н to 7FFFн in EPROM mode).
(3) Program with the EPROM programmer.


## PROGRAMMING TO THE EPROM ON THE MB89P135A

The MB89P135A is an OTPROM version of the MB89133A/135A.

## 1. Features

- 16-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in EPROM mode is diagrammed below.


## 3. Programming to the EPROM

In EPROM mode, the MB89P135A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 4000 to 7 FFFн (note that addresses $\mathrm{COOO}_{\mathrm{H}}$ to $\mathrm{FFFF}_{\boldsymbol{H}}$ while operating as a single chip correspond to 4000 н to 7 FFFн in EPROM mode).
(3) Load option data into the EPROM programmer at 3FF0н to 3FF6н.
(4) Program with the EPROM programmer.

## MB89120/120A Series

## 4. Setting OTPROM Options (MB89P135A Only)

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Reset pin output |  | Oscillation stabilization time |  |
|  | Readable and writable | Readable and writable | Readable and writable | 1:Single clock $0:$ Dual clock | $\begin{aligned} & \text { 1:Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & \text { 1: Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & 00: 2^{4 /} / F_{C H} \\ & 01: 2^{12} / F_{C H} \end{aligned}$ | $\begin{aligned} & 10: 2^{16} / \mathrm{FcH}_{\mathrm{cH}} \\ & 11: 2^{18} / \mathrm{F}_{\mathrm{CH}} \end{aligned}$ |
| 3FF1н | P07 <br> Pull-up <br> 1:Yes <br> 0 : No | $\begin{aligned} & \text { P06 } \\ & \text { Pull-up } \\ & \text { 1:Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & \text { P05 } \\ & \text { Pull-up } \\ & \text { 1:Yes } \\ & \text { 0: No } \end{aligned}$ | P04 <br> Pull-up <br> 1:Yes <br> 0 : No | P03 <br> Pull-up <br> 1:Yes <br> 0 : No | $\begin{aligned} & \text { P02 } \\ & \text { Pull-up } \\ & \text { 1:Yes } \\ & \text { 0: No } \end{aligned}$ | P01 <br> Pull-up <br> 1:Yes <br> 0 : No | P00 <br> Pull-up <br> 1:Yes <br> 0 : No |
| 3FF2н | P17 <br> Pull-up <br> 1: No <br> 0 :Yes | P16 Pull-up 1: No 0:Yes | P15 <br> Pull-up <br> 1:Yes <br> 0 : No | P14 <br> Pull-up <br> 1:Yes <br> 0 : No | P13 <br> Pull-up <br> 1:Yes <br> 0 : No | P12 <br> Pull-up <br> 1:Yes <br> 0 : No | P11 Pull-up <br> 1:Yes <br> 0 : No | P10 <br> Pull-up <br> 1:Yes <br> 0 : No |
| 3FF3H |  |  |  |  |  |  |  |  |
| 3FF4H | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable |
| 3FF5H | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable |
| 3FF6H | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable |

Note: Each bit is set to ' 1 ' as the initialized value, therefore the pull-up option is not selected.

## HANDLING MB89P131/P133A

## 1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure.
$\square$

## 2. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yeild of $100 \%$ cannot be assured at all times.
3. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

| Part no. | Package | Compatible socket adapter Sun Hayato Co., Ltd. | Recommended programmer manufacturer and programmer name |
| :---: | :---: | :---: | :---: |
|  |  |  | Minato Electronics Inc. |
|  |  |  | 1890A |
| MB89P131PF | QFP-48 | ROM-48QF2-28DP-8L | Recommended |
| MB89P133APFM |  |  | - |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
Minato Electronics Inc.: TEL: USA (1)-916-348-6066
JAPAN (81)-45-591-5611

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

## 1. EPROM for Use

MBM27C256A-20TVM

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below:

| Package | Adapter socket part number |
| :---: | :---: |
| LCC-32(Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106
3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer for the MBM27C256A.
(2) Load program data into the EPROM programmer at 0000н to 7 FFF н.
(3) Program with the EPROM programmer.

## BLOCK DIAGRAM


*: Only the MB89120A series has wake-up interrupt inputs and remote control transmission.
Note: Parenthesized pins are available only with the MB89120A series.

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89120/A series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/ O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end of I/O area, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address with the program area. The memory space of the MB89120/A series is structured as illustrated below:


## 2. Registers

The F²MC-8L family has two types of registers; dedicated hardware registers and general-purpose memory registers. The following dedicated registers are provided:

Program counter (PC): A 16-bit-long register for indicating the instruction storage positions
Accumulator (A):
A 16-bit-long temporary register for arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit-long register which is used for arithmetic operations with the accumulator When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Index register (IX):
A 16-bit-long register for index modification
Extra pointer (EP):
A 16-bit-long pointer for indicating a memory address
Stack pointer (SP):
A 16-bit-long pointer for indicating a stack area
Program status (PS):
A 16-bit-long register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) (see the diagram below).

Structure of the Program Status Register


The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to ' 1 ' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared ' 0 ' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low |

$N$-flag: Set to ' 1 ' if the MSB becomes ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' otherwise.
Z-flag: Set to ' 1 ' when an arithmetic operation results in 0 . Cleared to ' 0 ' otherwise.
V-flag: Set to ' 1 ' if the complement on ' 2 ' overflows as a result of an arithmetic operation. Cleared to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89120/120A Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit-long register for storing data
The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 8 banks can be used on the MB89121/P131, and a total of 16 banks can be used on the MB89123A/125A/P133A and a total of 32 banks can be used on the MB89135A/PV130A.

The bank currently in use is indicated by the register bank pointer (RP).

## Register Bank Configuraiton



8 banks (MB89121/P131)
16 banks (MB89123A/125A/133A)
32 banks (MB89P135A/PV130A)

I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04 | (R/W) | PDR2 | Port 2 data register |
| 05H |  |  | Vacancy |
| 06\% |  |  | Vacancy |
| 07 ${ }^{\text {r }}$ | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog control register |
| $0 \mathrm{AH}^{\text {¢ }}$ | (R/W) | TBTC | Time-base timer control register |
| 0 BH | (R/W) | WPCR | Watch prescaler control register |
| $0 \mathrm{CH}_{\mathrm{H}}$ | (R/W) | PDR3 | Port 3 data register |
| ODH | (W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| $0 \mathrm{FH}_{\mathrm{H}}$ | (R/W) | BZCR | Buzzer register |
| 10н |  |  | Vacancy |
| 11н |  |  | Vacancy |
| 12н | (R/W) | SCGC | Peripheral control clock register |
| 13H |  |  | Vacancy |
| 14H | (R/W) | RCR1 | Remote control transmission control register 1* |
| 15H | (R/W) | RCR2 | Remote control transmission control register 2* |
| 16н |  |  | Vacancy |
| 17 H |  |  | Vacancy |
| 18H | (R/W) | T2CR | Timer 2 control register |
| 19н | (R/W) | T1CR | Timer 1 control register |
| $1 \mathrm{AH}^{\text {}}$ | (R/W) | T2DR | Timer 2 data register |
| 1 BH | (R/W) | T1DR | Timer 1 data register |
| 1 CH | (R/W) | SMR1 | Serial mode register |
| 1䉼 | (R/W) | SDR1 | Serial data register |
| $1 \mathrm{E}_{\mathrm{H}}$ |  |  | Vacancy |
| 1 FH |  |  | Vacancy |

(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 20- | Vacancy |  |  |
| 21H | Vacancy |  |  |
| 22н | Vacancy |  |  |
| 23H | (R/W) | EIC1 | External interrupt control register 1 |
| 24 н | (R/W) | EIC2 | External interrupt control register 2 |
| 25 H | Vacancy |  |  |
| 26 to 31 н | Vacancy |  |  |
| 32н | (R/W) | EIE2 | External interrupt 2 enable register* |
| 33н | (R/W) | EIF2 | External interrupt 2 flag register* |
| 34 to 7Bн | Vacancy |  |  |
| $7 \mathrm{C}_{\mathrm{H}}$ | (W) | ILR1 | Interrupt level register 1 |
| 7D | (W) | ILR2 | Interrupt level register 2 |
| 7Ен | (W) | ILR3 | Interrupt level register 3 |
| 7F | Vacancy |  |  |

*: Only in the MB89120A series
Note: Do not use vacancies.

## MB89120/120A Series

## ELECTRICAL CARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | $\left(\mathrm{AV}\right.$ ss $\left.=\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}\right)$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Value |  | Unit | Remarks |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc <br> AVcc <br> AVR | Vss-0.3 | Vss + 7.2 | V | Use $\mathrm{V}_{\mathrm{cc}}, \mathrm{AV}_{\mathrm{cc}}$, and AVR set to the same voltage. |
| Program voltage | VPP | Vss-0.6 | Vss + 13.0 | V | MOD1 pin on the MB89P131/P133A/ P135A |
| Input voltage | V | Vss-0.3 | V cc +0.3 | V |  |
| Output voltage | Vo | Vss-0.3 | $\mathrm{V} \mathrm{cc}+0.3$ | V |  |
| "L" level maximum output current | lot | - | 10 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Avarage value (operating current $\times$ operating rate) |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| "L" level total average output current | Elolav | - | 20 | mA | Avarage value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -10 | mA |  |
| "H" level average output current | lohav | - | -2 | mA | Avarage value (operating current $\times$ operating rate) |
| "H" level total maximum output current | Гlon | - | -30 | mA |  |
| " H " level total average output current | Elohav | - | -10 | mA | Avarage value (operating current $\times$ operating rate) |
| Power consumption | PD | - | 200 | mW |  |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

| Parameter |  |  |  | Unit | $\left(\mathrm{AV}\right.$ ss $\left.=\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Value |  |  |  |
|  |  | Min. | Max. |  | ma |
| Power supply voltage | Vcc AV cc AVR | 2.2* | 6.0* | V | Normal operation assurance range* for MB89121/123A/125A |
|  |  | 2.7* | 6.0* | V | Normal operation assurance range* for MB89P131/P133A/ P135A/PV130A |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: These values vary with the operating conditions. See Figures 1 and 2.
Figure 1 Operating Voltage vs. Main Clock Operating Frequency
(MB89P131/P133A/P135A/PV130A, and single-clock MB89121/123A/125A)


Note: The shaded area is assured only for the MB89121/123A/125A (instruction cycle time of $4 / \mathrm{F}_{c H}$ ).

Figure 2 Operating Voltage vs. Main Clock Operating Frequency (Dual-clock MB89121/123A/125A)


Main clock operating frequency (Instruction cycle time of $4 / \mathrm{Fch})(\mathrm{MHz})$


WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## 3. DC Characteristics

$$
\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \end{aligned}$ | - | 0.7 Vcc | - | V cc +0.3 | V |  |
|  | Vıнs | $\overline{\mathrm{RST}}$, P30 to P37, <br> $\overline{\text { INT20 to }} \overline{\text { INT27 }}$ | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V | $\overline{\text { INT20 }}$ to INT27 are available only in the MB89120A series. |
| "L" level input voltage | VIL | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17 } \end{aligned}$ | - | Vss -0.3 | - | 0.3 Vcc | V |  |
|  | VILs | $\overline{\text { RST, }}$ P30 to P37, $\overline{\text { INT20 to } \overline{I N T 27}}$ | - | Vss -0.3 | - | 0.2 Vcc | V | $\overline{\text { NT20 }}$ to INT27 are available only in the MB89120A series. |
| Open-drain output pin applied voltage | Vo | P40 to P43 | - | Vss -0.3 | - | Vcc +0.3 | V |  |
| " H " level output voltage | Vон | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P20 to P27, } \\ & \text { P30 to P37 } \end{aligned}$ | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
| "L" level output voltage | Vol | P00 to P07, <br> P10 to P17 <br> P20 to P27, <br> P30 to P37, <br> P40 to P43 | $\mathrm{loL}=1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vol2 | $\overline{\text { RST }}$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.6 | V |  |
| Input leakage current (Hi-z output leakage current) | lL | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43, MODO, MOD1 | $0.45 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\text {cc }}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P30 to P37, P40 to P43, RST | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ |  |

(Continued)
$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{11}$ | $\mathrm{Icc1}$ | Vcc (External clock operation) | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{cH}}=4.00 \mathrm{MHz} \\ & \mathrm{tinst}^{2}=1.0 \mu \mathrm{~s} \end{aligned}$ | - | 4 | 7 | mA | $\begin{aligned} & \text { MB89121/ } \\ & \text { 123A/125A } \end{aligned}$ |
|  |  |  |  | - | 6 | 10 | mA | $\begin{array}{\|l\|} \hline \text { MB89P131/ } \\ \text { P133A/P135A } \end{array}$ |
|  | Iccs 1 |  | $\begin{aligned} & \mathrm{V} \mathrm{Cc}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{cH}}=4.00 \mathrm{MHz} \\ & \text { Main sleep } \\ & \text { mode } \\ & \text { tinst }^{2}=1.0 \mu \mathrm{~s} \end{aligned}$ | - | 2 | 5 | mA |  |
|  | Iccl |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V} \\ & \mathrm{FcL}=32.768 \mathrm{kHz} \end{aligned}$ | - | 50 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { MB89121/ } \\ & \text { 123A/125A } \end{aligned}$ |
|  |  |  | Subclock mode | - | 1 | 3 | mA | MB89P131/ P133A/P135A |
|  | Iccls |  | $\begin{aligned} & \hline \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \mathrm{FcL}=3.768 \mathrm{kHz} \\ & \text { Subclock sleep } \\ & \text { mode } \end{aligned}$ | - | 25 | 50 | $\mu \mathrm{A}$ |  |
|  | Icct |  | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ <br> $\mathrm{FcL}=32.768 \mathrm{kHz}$ <br> - Watch mode <br> - Main clock stop mode at dual clock system | - | - | 15 | $\mu \mathrm{A}$ |  |
|  | Icch |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> - Subclock stop mode <br> - Main clock stop mode at single clock system | - | - | 1 | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than AVcc , AVss, Vcc, and Vss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: The measurement conditions of power supply current is external clock.
*2: For information on tinst, see "(4) Instruction Cycle" in "4 AC Characteristics."

## 4. AC Characteristics

(1) Reset Timing

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\overline{\mathrm{RST}}$ "L" pulse width | tzızH | - | 48 theyl* | - | ns |  |

*: thcyl is the oscillation cycle ( $1 / \mathrm{F}$ сн) input to the X0.

(2) Power-on Reset

| $\left(\mathrm{AVss}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | $t_{R}$ | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the oscillation stabilization time selected.
When the main clock is operating at $\mathrm{F}_{\mathrm{ch}}=3 \mathrm{MHz}$ and the oscillation stabilization time select option has been set to $2^{12} /$ Fch, for example, the oscillation settling time is 1.4 ms and accordingly the maximum value of power supply rising time is about 1.4 ms .
Keep in mind that rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

(3) Clock Timings

| $\left(\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin | Value |  |  | Unit | Remarks |
|  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | X0, X1 | 1 | - | 4.2 | MHz | Main clock |
|  | Fcı | X0A, X1A | - | 32.768 | - | kHz | Subclock |
| Clock cycle time | thcyl | X0, X1 | 238 | - | 1000 | ns | Main clock |
|  | tlcyl | X0A, X1A | - | 30.5 | - | $\mu \mathrm{s}$ | Subclock |
| Input clock pulse width | $\begin{aligned} & \text { PwH1 } \\ & \text { PwL1 } \end{aligned}$ | X0 | 72 | - | - | ns | External clock |
| Input clock rising/falling time | $\begin{aligned} & \text { tcR1 } \\ & \text { tcc1 } \end{aligned}$ | X0 | - | - | 24 | ns | External clock |

X0, X1 Timings and Conditions of Applied Voltage


Main Clock Conditions


When an external clock is used


## X0A, X1A Timings and Conditions of Applied Voltage



Subclock Conditions

(4) Instruction Cycles
(Vss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/ㄷн | $\mu \mathrm{S}$ | $\left(4 / \mathrm{F}_{\mathrm{cH}}\right)$ tinst $=1.0 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{ch}}=4 \mathrm{MHz}$ |
|  |  | 2/Fcı | $\mu \mathrm{s}$ | tinst $=61.036 \mu \mathrm{~s}$ when operating at $\mathrm{FcL}_{\mathrm{CL}}=32.768 \mathrm{kHz}$ |

(5) Recommended Resonator Manufacturers

Sample Application of Piezoelectric Resonator (FAR Series) for Main Clock Oscillation Circuit

*1: Fujitsu Acoustic Resonator

| FAR part number (built-in capacitor type) | Frequency (MHz) | Dumping resistor | Initial deviation of FAR frequency ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) | Temperature characteristics of FAR frequency $\left(\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C} \text { to }+60^{\circ} \mathrm{C}\right)$ | Loading capacitors*2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FAR-C4CC-02000-L00 | 2.00 | 1000 | $\pm 0.5 \%$ | $\pm 0.5 \%$ | Built-in |
|  |  | 510 |  |  |  |
| FAR-C4 $\square$ A-03580- $\square 01$ | 3.58 | - |  |  |  |
| FAR-C4CB-04000-M00 | 4.00 |  |  |  |  |

Inquiry: FUJITSU LIMITED

## Sample Application of Ceramic Resonator for Main Clock Oscillation Circuit



- Mask ROM products

771

| Resonator manufacturer* | Resonator | Frequency (MHz) | C1 (pF) | C2 (pF) | R |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Kyocera Corporation | KBR-4.0MKS | 4.00 | 33 | 33 | Not required |
| Matsushita Electronic Components | EFOV4004B | 4.00 | Built-in | Built-in | $1.5 \mathrm{k} \Omega$ |
| Murata Mfg. Co. Ltd. | CSBF1000J | 1.00 | 100 | 100 | $6.8 \mathrm{k} \Omega$ |
|  | CSTCS4.00MG800 | 4.00 | Built-in | Built-in | Not required |
|  | CSA4.00MG040 |  | 100 | 100 | Not required |
|  | CST4.00MGW040 |  | Built-in | Built-in | Not required |

Inquiry: Kyocera Corporation

- AVX Corporation

North American Sales Headquarters: TEL (803) 448-9411

- AVX Limited

European Sales Headquarters: TEL (01252) 770000

- AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters: TEL 363-3303
Matsushita Electronic Components Co., Ltd.

- Ceramic Division: TEL 81-6-908-1101

Murata Mfg Co., Ltd.

- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

Sample Application of Crystal Resonator for Subclock Oscillation Circuit

- Mask ROM product


| Resonator manufacturer* | Resonator | Frequency <br> (kHz) | $\mathbf{C 1}(\mathbf{p F})$ | $\mathbf{C 2}(\mathbf{p F})$ | Rd |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SII | DS-VT-200 | 32.768 | 24 | 24 | $680 \mathrm{k} \Omega$ |

Inquiry: SII

- Seiko Instruments Inc. (Japan): TEL 81-43-211-1219
- Seiko Instruments U.S.A. Inc.: TEL 310-517-7770
- Seiko Instruments GmbH: TEL 49-6102-297-122
(6) Serial I/O Timings

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK | Internal clock operation | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tslov | SCK, SO |  | -200 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SI hold time | tshix | SCK, SI |  | 200 | - | ns |  |
| Serial clock "H" pulse width | tshsL | SCK | External clock operation | tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tsısh |  |  | tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tstov | SCK, SO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SI hold time | tshix | SCK, SI |  | 200 | - | ns |  |

* : For information on tinst, see "(4) Instruction Cycles."


## Internal Shift Clock Mode



## External Shift Clock Mode


(7) Peripheral Input Timings

| Parameter | Symbol | Pin | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width | tıı | EC, INT0 to INT2 | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width | tiHIL |  | 2 tinst* | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."



## EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage

Volvs. loL

(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

(2) "H" Level Output Voltage

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

$\mathrm{V}_{\text {Iнs }}$ : Threshold when input voltage in hysteresis characteristics is set to " H " level
Vıs: Threshold when input voltage in hysteresis characteristics is set to "L" level

## (5) Pull-up Resistance


(6) Power Supply Current


## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol |  |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i $=0$ to 7 ) |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents at address ' $\times$ ' is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents at address ' $\times$ ' is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim$ | The number of instructions |
| \#: | The number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A changed content of the TL, TH and AH when instruction is executed. Symbols in <br> the column indicate the following: |

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH preceding the instruction executed.
- 00 becomes 00.
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ Flags of the condition code register. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow$ (A) | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $($ ext $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $((E P)) \leftarrow(A)$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow \mathrm{d} 8$ | AL | - | - | + + - - | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(\mathrm{IX})+\mathrm{off})\end{array}\right.$ | AL | - | - | + + - - | 06 |
| MOV A, ext | 4 | 3 | $(\mathrm{A}) \leftarrow$ (ext) | AL | - | - | + | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{A})$ ) | AL | - | - | + + | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP})$ ) | AL | - | - | + | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow$ d8 | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow$ d8 | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $($ ext) $\leftarrow(A H),(e x t+1) \leftarrow(A L)$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(E P) \leftarrow(A)$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + + | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow(\mathrm{dir}+1)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (A H) \leftarrow((I X)+o f f), \\ & (A L) \leftarrow((I X)+0 f f+1) \end{aligned}$ | AL | AH | dH | + + - - | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(\mathrm{ext}+1)$ | AL | AH | dH | + + | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{A}))+1)$ | AL | AH | dH | + + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP})),(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ (A) ) $\leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $((A)) \leftarrow(T H),((A)+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir) $\mathrm{b} \leftarrow \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir) $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {T }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A, ${ }^{\text {T }}$ | 3 | 1 | (A) $\leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: - During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)


## MB89120/120A Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+\mathrm{d} 8+\mathrm{C}$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{IX})+$ off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{T})+\mathrm{C}$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{AL})+(\mathrm{TL})+\mathrm{C}$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{Ri})-\mathrm{C}$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-\mathrm{d} 8-\mathrm{C}$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ dir $)-\mathrm{C}$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) +off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{TL})-(\mathrm{AL})-\mathrm{C}$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + | C8 to CF |
| INCW EP | 3 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{EP})+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | (A) $\leftarrow$ (A) +1 | - | - | dH | + | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + | D8 to DF |
| DECW EP | 3 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{EP})-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + - | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | - | 11 |
| ANDW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{T})$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | + + R - | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A}\rfloor$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) -d 8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) - ( (EP) ) | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | , | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall($ dir $)$ | - | - | - | $++\mathrm{R}-$ | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A,@IX +off | 4 | 2 | (A) $\leftarrow(\mathrm{AL}) \forall($ (IX) + off $)$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | + + R - | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)
(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | N Z V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{TL})$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 1 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall \mathrm{~N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $V \forall \mathrm{~N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b ) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 1 The Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZV C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | ---- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | ---- | 51 |
| NOP | 1 | 1 |  | - | - | - | ---- | 00 |
| CLRC | 1 | 1 |  | - | - | 81 |  |  |
| SETC | 1 | 1 |  |  | - | --- | 91 |  |
| CLRI | 1 | 1 |  | - | - | - | ---- | 80 |
| SETI |  |  | - | - | - | ---- | 90 |  |


| L H | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | PUSHW <br> A | POPW <br> A | MOV <br> A,ext | MOVW A,PS | CLRI | SETI | CLRB <br> dir: 0 | BBC <br> dir: 0,rel | INCW <br> A | DECW | JMP <br> @A | MOVW A,PC |
| 1 | MULU <br> A | DIVU | JMP addr16 | CALL addr16 | PUSHW <br> IX | $\begin{aligned} & \text { POPW } \\ & \\ & \hline 1 \times \end{aligned}$ | MOV <br> ext,A | MOVW PS,A | CLRC | SETC | CLRB <br> dir: 1 | BBC <br> dir: 1,rel | INCW <br> SP | $\begin{array}{\|c\|} \text { DECW } \\ \text { SP } \end{array}$ | $\begin{aligned} & \text { MOVW } \\ & \text { SP,A } \end{aligned}$ | MOVW A,SP |
| 2 | ROLC | CMP | ADDC | SUBC <br> A | $\begin{array}{\|cc\|} \hline \mathrm{XCH} & \\ & \mathrm{~A}, \mathrm{~T} \end{array}$ | XOR <br> A | AND <br> A | OR <br> A | MOV <br> @A,T | $\begin{aligned} & \text { MOV } \\ & \text { A,@A } \end{aligned}$ | CLRB <br> dir:2 | BBC <br> dir: 2,rel | INCW <br> IX | DECW | $\begin{aligned} & \text { MOVW } \\ & \text { IX,A } \end{aligned}$ | MOVW A,IX |
| 3 | RORC <br> A | CMPW <br> A | $\begin{array}{r} \text { ADDCW } \\ \mathrm{A} \end{array}$ | $\begin{array}{r} \text { SUBCW } \\ \mathrm{A} \end{array}$ | $\begin{gathered} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{~T} \end{gathered}$ | XORW <br> A | ANDW <br> A | ORW <br> A | MOVW @A,T | MOVW A, @A | CLRB dir: 3 | BBC <br> dir: 3,rel | INCW <br> EP | $\text { DECW } \quad \text { EP }$ | MOVW <br> EP,A | MOVW A,EP |
| 4 | $\begin{aligned} & \text { MOV } \\ & \text { A,\#d8 } \end{aligned}$ | CMP <br> A,\#d8 | ADDC <br> A,\#d8 | SUBC A,\#d8 |  | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \# \mathrm{~d} 8 \end{aligned}$ | AND A,\#d8 | OR A,\#d8 | DAA | DAS | CLRB <br> dir: 4 | BBC <br> dir: 4,rel | MOVW A,ext | MOVW ext,A | MOVW A,\#d16 | XCHW A,PC |
| 5 | MOV <br> A,dir | CMP <br> A,dir | ADDC <br> A,dir | SUBC <br> A,dir | MOV <br> dir,A | XOR <br> A,dir | AND <br> A, dir | OR <br> A, dir | MOV dir,\#d8 | CMP dir,\#d8 | CLRB dir: 5 | BBC <br> dir: 5,rel | MOVW A,dir | MOVW dir,A | MOVW SP,\#d16 | XCHW A,SP |
| 6 | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{~A}, @ I X+d \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { A,@IX +d } \end{aligned}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A,@IX +d } \end{aligned}$ | SUBC <br> A,@IX+d | MOV <br> @IX+d,A | $\begin{aligned} & \text { XOR } \\ & \text { @A,IX +d } \end{aligned}$ | AND <br> A,@IX+d | $\begin{aligned} & \text { OR } \\ & \text { A,@IX+d } \end{aligned}$ | MOV <br> @1X+d,\#d8 | CMP <br> @1X+d,\#d8 | CLRB <br> dir: 6 | BBC <br> dir: 6, rel | $\begin{aligned} & \text { MOVW } \\ & \text { A,@IX +d } \end{aligned}$ | MOVW @IX+d,A | MOVW IX,\#d16 | XCHW $\mathrm{A}, \mathrm{IX}$ |
| 7 | MOV A,@EP | CMP A,@EP | ADDC <br> A,@EP | SUBC A,@EP | MOV <br> @EP,A | XOR <br> A,@EP | AND <br> A,@EP | OR A,@EP | MOV <br> @EP,\#d8 | CMP @EP,\#d8 | CLRB dir: 7 | BBC <br> dir: 7,rel | MOVW A,@EP | MOVW @EP,A | MOVW EP,\#d16 | XCHW A,EP |
| 8 | $\text { MOV } \quad \text { A,RO }$ | CMP <br> A,RO | $\begin{array}{\|} \mathrm{ADDC} \\ \mathrm{~A}, \mathrm{RO} \\ \hline \end{array}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,RO } \end{aligned}$ | $\mathrm{MOV}_{\mathrm{RO}, \mathrm{~A}}$ | $\begin{array}{\|l\|l\|} \text { XOR } \\ \text { A,RO } \end{array}$ | AND A,R0 | OR <br> A,R0 | $\begin{gathered} \text { MOV } \\ \text { R0,\#d8 } \end{gathered}$ | $\begin{array}{\|l} \text { CMP } \\ \text { R0,\#d8 } \end{array}$ | $\begin{aligned} & \text { SETB } \\ & \text { dir: } 0 \end{aligned}$ | BBS dir: O,rel | INC <br> R0 | $\left\lvert\, \begin{array}{ll} \text { DEC } & \\ & \text { RO } \end{array}\right.$ | CALLV <br> \# | BNC ${ }^{\text {rel }}$ |
| 9 | $\begin{aligned} & \text { MOV } \\ & \text { A,R1 } \end{aligned}$ | CMP <br> A,R1 | $\begin{array}{\|r\|} \hline \text { ADDC } \\ \text { A,R1 } \end{array}$ | $\begin{array}{\|l\|l} \text { SUBC } \\ \text { A,R1 } \end{array}$ | $\mathrm{MOV}_{\mathrm{R} 1, \mathrm{~A}}$ | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R} 1}$ | AND A,R1 | OR <br> A,R1 | $\begin{gathered} \text { MOV } \\ \text { R1,\#d8 } \end{gathered}$ | $\begin{aligned} & \text { CMP } \\ & \text { R1,\#d8 } \end{aligned}$ | SETB <br> dir: 1 | BBS <br> dir: 1,rel | INC <br> R1 | $\left\lvert\, \begin{array}{ll} \text { DEC } & \\ & \text { R1 } \end{array}\right.$ | CALLV <br> \#1 | BC rel |
| A | $\begin{aligned} & \text { MOV } \\ & \text { A,R2 } \end{aligned}$ | CMP <br> A,R2 | ADDC A,R2 | SUBC A,R2 | MOV R2,A | XOR <br> A,R2 | AND A,R2 | OR <br> A,R2 | MOV R2,\#d8 | $\begin{gathered} \text { CMP } \\ \text { R2,\#d8 } \end{gathered}$ | SETB dir: 2 | BBS dir: 2,erel | INC <br> R2 | $\left\lvert\, \begin{array}{ll} \text { DEC } & \\ & \text { R2 } \end{array}\right.$ | CALLV <br> \#2 | BP rel |
| B | $\begin{aligned} & \text { MOV } \\ & \text { A,R3 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { CMP } \\ \\ \text { A,R3 } \end{array}$ | ADDC <br> A,R3 | SUBC A,R3 | MOV R3,A | XOR <br> A,R3 | $\begin{array}{\|r\|} \hline \text { AND } \\ \text { A,R3 } \end{array}$ | OR <br> A, R3 | MOV R3,\#d8 | $\begin{gathered} \text { CMP } \\ \text { R3,\#d8 } \end{gathered}$ | SETB dir: 3 | BBS dir: 3,rel | INC <br> R3 | $\left\|\begin{array}{ll} \text { DEC } & \\ & \text { R3 } \end{array}\right\|$ | CALLV <br> \#3 | BN rel |
| C | $\begin{aligned} & \text { MOV } \\ & \text { A,R4 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { CMP } \\ \text { A,R4 } \\ \hline \end{array}$ | $\begin{array}{\|} \mathrm{ADDC} \\ \mathrm{~A}, \mathrm{R} 4 \end{array}$ | SUBC A,R4 | $\begin{aligned} & \text { MOV } \\ & \text { R4,A } \end{aligned}$ | XOR <br> A,R4 | $\begin{array}{\|r\|} \hline \text { AND } \\ \text { A,R4 } \end{array}$ | OR <br> A, R4 | MOV R4,\#d8 | $\begin{aligned} & \text { CMP } \\ & \text { R4,\#d8 } \end{aligned}$ | SETB dir: 4 | $\begin{array}{\|l\|} \hline \text { BBS } \\ \text { dir: } 4, \text { rel } \end{array}$ | INC <br> R4 | $\begin{array}{\|ll} \mathrm{DEC} & \\ & \mathrm{R4} 4 \\ \hline \end{array}$ | CALLV <br> \#4 | BNZ |
| D | $\mathrm{MOV}_{\mathrm{A}, \mathrm{R} 5}$ | CMP <br> A,R5 | $\begin{array}{\|r\|} \hline \text { ADDC } \\ \text { A,R5 } \end{array}$ | $\underset{\text { A,R5 }}{ }$ | MOV <br> R5,A | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R} 5}$ | AND A,R5 | OR <br> A,R5 | MOV | $\begin{aligned} & \text { CMP } \\ & \text { R5,\#d8 } \end{aligned}$ | SETB <br> dir: 5 | BBS <br> dir: 5,rel | INC <br> R5 | $\left\lvert\, \begin{array}{ll} \text { DEC } & \\ & \text { R5 } \end{array}\right.$ | CALLV <br> \#5 | BZ $\quad$ rel |
| E | $\begin{array}{\|c\|} \hline \text { MOV } \\ \text { A,R6 } \end{array}$ | CMP <br> A,R6 | ADDC <br> A,R6 | $\begin{aligned} & \text { SUBC } \\ & \quad \text { A,R6 } \end{aligned}$ | MOV <br> R6,A | $\begin{array}{\|l\|l\|} \text { XOR } \\ \text { A,R } \end{array}$ | AND A,R6 | OR <br> A,R6 | MOV R6,\#d8 | CMP R6,\#d8 | SETB <br> dir: 6 | BBS dir: 6,rel | INC <br> R6 | $\left\lvert\, \begin{array}{ll} \text { DEC } & \\ & \text { R6 } \end{array}\right.$ | CALLV <br> \#6 | BGE <br> rel |
| F | $\begin{aligned} & \text { MOV } \\ & \quad \text {,R7 } \end{aligned}$ | CMP <br> A,R7 | ADDC <br> A,R7 | $\begin{aligned} & \text { SUBC } \\ & \quad \text { A,R7 } \end{aligned}$ | MOV <br> R7,A | XOR <br> A,R7 | AND A,R7 | OR <br> A,R7 | MOV R7,\#d8 | CMP R7,\#d8 | SETB dir: 7 | BBS <br> dir: 7,rel | INC <br> R7 | DEC <br> R7 | CALLV <br> \#7 | \|BLT <br> rel |

## MASK OPTIONS

| No. | Part number | $\begin{aligned} & \text { MB89121 } \\ & \text { MB89123A } \\ & \text { MB89125A } \end{aligned}$ | $\begin{gathered} \text { MB89P131 } \\ \text { MB89P133A } \end{gathered}$ | MB89P135A | MB89PV130A |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Specify when ordering masking | Set with EPROM programmer | Specification impossible |
| 1 | Pull-up resistors <br> - P00 to P07, P10 to P17, <br> - P30 to P37, P40 to P43 | Selectable by pin | Selectable by pin (P40 to P43 are available for no pullup resistors when an A/D converter is used.) | Selectable by pin (P40 to P43 must be set to without a pull-up resistor.) | All pins fixed to no pull-up resistor optional |
| 2 | Power-on reset <br> - Power-on reset provided <br> - No power-on reset | Selectable | Selectable | Selectable | With power-on reset |
| 3 | Selection of oscillation stabilization wait time <br> - The oscillation stabilization wait time initial value is selectable from 4 types given below. <br> 0 : Oscillation stabilization $2^{4} / \mathrm{FcH}$ <br> 1: Oscillation stabilization $2^{12 / F c h}$ <br> 2: Oscillation stabilization $2^{16} / \mathrm{Fc}$ с <br> 3: Oscillation stabilization $2^{18} / \mathrm{FcH}$ | Selectable | Selectable | Selectable | Oscillation stabilization $2^{18} / \mathrm{Fch}$ |
| 4 | Reset pin output <br> - Reset output provided <br> - No reset output | Selectable | Selectable | Selectable | With reset output |
| 5 | Clock mode selection <br> - Single-clock mode <br> - Dual-clock mode | Selectable | Selectable | Selectable | Dual-clock mode |
| 6 | Main clock oscillation circuit type <br> - External clock input <br> - Oscillation resonator | Selectable |  | Not required* ${ }^{11}$ |  |
| 7 | Peripheral control clock output function ${ }^{2}$ <br> - Not used <br> - Used | Selectable |  | Not required ${ }^{* 3}$ |  |

*1: Both external clock and oscillation resonator is usable on the one-time product.
*2: "Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.
*3: The peripheral control clock function can be used only by software.

## MB89P131/P133A STANDARD OPTIONS

| No. | Product option | MB89P131-101 | MB89P133A-201 |
| :---: | :--- | :--- | :--- |
| 1 | Pull-up resistor | Not provided for any port | Not provided for any port |
| 2 | Power-on reset | Provided | Provided |
| 3 | Selection of oscillation stabilization time | 2: Oscillation stabilization $2^{16} /$ FcH $_{\text {cH }}$ | 2: Oscillation stabilization $2^{16} /$ FcH $_{\text {cH }}$ |
| 4 | Reset pin output | Provided | Provided |
| 5 | Clock mode selection | Dual-clock mode | Dual-clock mode |

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB89121PFM | 48-pin Plastic QFP |  |
| MB89123APFM | (FPT-48P-M13) |  |

## PACKAGE DIMENSIONS



## FUJITSU LIMITED

## For further information please contact:

Japan<br>FUJITSU LIMITED<br>Corporate Global Business Support Division<br>Electronic Devices<br>KAWASAKI PLANT, 4-1-1, Kamikodanaka<br>Nakahara-ku, Kawasaki-shi<br>Kanagawa 211-88, Japan<br>Tel: (044) 754-3763<br>Fax: (044) 754-3329

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH<br>Am Siebenstein 6-10<br>63303 Dreieich-Buchschlag<br>Germany<br>Tel: (06103) 690-0<br>Fax: (06103) 690-122<br>Asia Pacific<br>FUJITSU MICROELECTRONICS ASIA PTE. LIMITED \#05-08, 151 Lorong Chuan<br>New Tech Park<br>Singapore 556741<br>Tel: (65) 281-0770<br>Fax: (65) 281-0220

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    * : Varies with conditions such as operating frequencies. (See "■ Electrical Characteristics.")

[^1]:    *: Varies with conditions such as operating frequencies. (See "■ Electrical Characteristics.")

